Gate-level modelling and verification of asynchronous circuits using CSPM and FDR

Mark B. Josephs*

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

    6 Citations (Scopus)

    Fingerprint

    Dive into the research topics of 'Gate-level modelling and verification of asynchronous circuits using CSPM and FDR'. Together they form a unique fingerprint.

    Computer Science

    Engineering

    Mathematics