Performance enhancement defect tolerance in the cell matrix architecture

Chitta Saha, S. J. Bellis, A. Mathewson, E. M. Popovici

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    3 Citations (SciVal)

    Abstract

    This research concentrates on the area of fault tolerant circuit implementation in a field programmable type architecture, In particular, an architecture called the Cell Matrix, presented as a fault tolerant alternative to field programmable gate arrays using their Supercell approach, is studied. Architectural constraints to implement fault tolerant circuit design in this architecture are discussed. Some modifications of its basic Structure, such as the integration of circuitry for error correction and scan path, to enhance fault tolerant circuits design are introduced and are compared to the Supercell approach.
    Original languageEnglish
    Title of host publication24th International Conference on Microelectronics, 2004
    DOIs
    Publication statusPublished (VoR) - 19 Jun 2004

    Fingerprint

    Dive into the research topics of 'Performance enhancement defect tolerance in the cell matrix architecture'. Together they form a unique fingerprint.

    Cite this