Regression Analysis of Static Noise Margin and Transconductance for Underlap Lengths of FinFET

Rituraj S. Rathore, Viranjay M. Srivastava

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    1 Citation (SciVal)
    Original languageEnglish
    Title of host publication2022 45th International Spring Seminar on Electronics Technology, ISSE 2022
    PublisherIEEE Computer Society
    ISBN (Electronic)9781665465892
    DOIs
    Publication statusPublished (VoR) - 2022
    Event45th International Spring Seminar on Electronics Technology, ISSE 2022 - Vienna, Austria
    Duration: 11 May 202215 May 2022

    Publication series

    NameProceedings of the International Spring Seminar on Electronics Technology
    Volume2022-May
    ISSN (Print)2161-2528
    ISSN (Electronic)2161-2536

    Conference

    Conference45th International Spring Seminar on Electronics Technology, ISSE 2022
    Country/TerritoryAustria
    CityVienna
    Period11/05/2215/05/22

    Fingerprint

    Dive into the research topics of 'Regression Analysis of Static Noise Margin and Transconductance for Underlap Lengths of FinFET'. Together they form a unique fingerprint.

    Cite this